




PXIe-2722 Chassis

User Manual



User Manual Version: V1.1

Revision Date: Aug 3 2026

Revision History

Revision	Description	Date
1.0.3		2025-03-10
1.1	Updated the power, clock and operating environment specifications.	2026-08-03

Table of Contents

1.Introduction	1
1.1 Overview	1
1.2 Main Features	1
2.Hardware	2
2.1 Backplane Overview	2
2.1.1 PXIe-2722G3 Backplane Architecture	2
2.1.2 PXIe-2722G2 Backplane Architecture	3
2.1.3 System Controller Slot	4
2.1.4 Peripheral Slot	4
2.1.5 PXI Trigger Bus	5
2.1.6 PXI Local Bus	6
2.1.7 System Reference Clock and Synchronization Signal	6
2.2 Specifications	8
2.2.1 Basic	8
2.2.2 Electrical	9
2.2.3 System Synchronization Clock	10
2.2.4 Physical and Environment	11
2.3 Mechanical Dimensions	13
2.4 Front and Rear Panels	17
2.4.1 Front Panel	17
2.4.2 Rear Panel	18
2.4.3 Inhibit/Voltage Monitoring DB-9 Connector	19
2.4.4 Inhibit Switch	19
2.4.5 FAN Switch	20
2.4.6 Chassis Status LED	20
2.4.7 Fan Mode	20
2.5 Chassis Cooling Considerations	23
2.5.1 PXI/PXIe Modules Cooling	23
2.5.2 Power Supply Cooling	24
3.Performance	25
3.1 PCI Bus Throughput	25
3.2 PCIe Bus Throughput	29
3.2.1 PXIe-2722G3 PCIe Bus Throughput	29
3.2.2 PXIe-2722G2 PCIe Bus Throughput	32
3.3 Compatibility test	35
4.Software	37
4.1 Introduction to JYDM	37
4.2 Installation and use of JYDM	37
4.3 Chassis environment monitoring in JYDM	39
4.4 Chassis cooling control in JYDM	40

4.5 Reference Clock Status Display in JYDM	42
4.6 Trigger Bus Routing Control in JYDM	43
4.7 Chassis identification in NI MAX	45
5.Using PXIe-2722 Chassis	47
5.1 Using PXIe-2722 with JYTEK PXI/PXIe Peripheral Modules	47
5.2 Using PXIe-2722 with National Instruments PXI/PXIe Peripheral Modules ..	47
5.2.1 Use National Instruments PXI/PXIe Peripheral Modules without synchronization:	47
5.2.2 Use National Instruments PXI/PXIe Peripheral Modules with synchronization:	47
6.Optional Equipment	49
6.1 Rack Mount Kits	49
7.About JYTEK	50
7.1 JYTEK China	50
7.2 JYTEK Korea and JYTEK In Other Countries	50
7.3 JYTEK Hardware Products	50
7.4 JYTEK Software Platform	51
7.5 JYTEK Warranty and Support Services	51
8.Statement	52

Figure 1 PXIe-2722 Gen3 Backplane Architecture	2
Figure 2 PXIe-2722 Gen2 Backplane Architecture	3
Figure 3 PXIe-2722 Peripheral Slot Compatible Modules	4
Figure 4 PXI Trigger Bus Connectivity Diagram	5
Figure 5 Trigger Bus Buffer Routing	5
Figure 6 System Reference Clock Default Behavior	7
Figure 7 Front View	13
Figure 8 Left Side View	13
Figure 9 Right Side View	14
Figure 10 Rear View	14
Figure 11 Top View	15
Figure 12 Bottom View	16
Figure 13 Front Panel	17
Figure 14 Rear Panel	18
Figure 15 Inhibit/Voltage Monitoring DB-9 Connector	19
Figure 16 Inhibit Switch	19
Figure 17 FAN Switch	20
Figure 18 Fan Control Curve	21
Figure 19 Position of temperature sensors	21
Figure 20 PXI/PXIe Modules Cooling	23

Figure 21 Power Supply Cooling	24
Figure 22 PCI Bus Throughput for segment 1	26
Figure 23 PCI Bus Throughput for segment 2	27
Figure 24 PCI Bus Throughput for segment 3	28
Figure 25 Install the JYDM	37
Figure 26 JYDM GUI application program	38
Figure 27 Monitoring the Chassis Power Rails	39
Figure 28 Monitoring the Chassis Temperature Sensors	39
Figure 29 Monitoring the Chassis Fan Speed	39
Figure 30 Chassis Cooling Control in JYDM	40
Figure 31 Factory default Target Temperature setting	40
Figure 32 Change Target Temperature to 40°C	41
Figure 33 Reference Clock Status Display for default setting	42
Figure 34 Reference Clock Status Display for external clock source	42
Figure 35 Change PXI Trigger Manager Setting To JYTEK	43
Figure 36 Trigger Bus Routing Control	44
Figure 37 Install NI MAX	45
Figure 38 Change PXI Trigger Manager Setting	45
Figure 39 NI MAX GUI display JYTEK chassis and modules	46
Figure 40 Trigger Routing	47
Figure 41 DAQmx Export Signal	48
Figure 42 DAQ Synchronization Reference Code	48
Figure 43 PXIe-2722 rack mount kits dimension	49

Table 1 PXIe-2722 series model name	1
Table 2 Reference Clock Priority	6
Table 3 Basic Specification	8
Table 4 Electrical Specification	10
Table 5 System Synchronization Clock	11
Table 6 Physical and Environment	11
Table 7 Front Panel	17
Table 8 Rear Panel	18
Table 9 Chassis Status LED	20
Table 10 Fan Mode	20
Table 11 PCI Bus Throughput	25
Table 12 PXIe-2722G3 PCIe Bus Throughput	29
Table 13 PXIe-2722G2 PCIe Bus Throughput	32
Table 14 Compatibility test	36

1. Introduction

1.1 Overview

PXIe-2722 series are flexibility and high performance 18-slot all-hybrid PXIe chassis which features up to 24 GB/s system bandwidth and 58 W of power and cooling in every slot.

Depending on PCIe link speed capability, PXIe-2722 series provide two models as shown in Table 1.

Model Name	PCIe Link Speed Capability	System Bandwidth	Slot Bandwidth
PXIe-2722G3	Gen3	24 GB/s	8 GB/s
PXIe-2722G2	Gen2	8 GB/s	4 GB/s

Table 1 PXIe-2722 series model name

Note:

- system bandwidth defined as data rate between controller and chassis backplane.
- slot bandwidth defined as data rate between peripheral module and chassis backplane.

1.2 Main Features

- PXI-5 PXI Express hardware specification Rev.1.0 compliant
- High data throughput 18-slot PCIe Gen2 (PXIe-2722G2) or Gen3 (PXIe-2722G3) PXIe chassis
- Up to 24 GB/s (PCI Express 3.0 x8 and x16 link) system bandwidth (PXIe-2722G3)
- Up to 8 GB/s (PCI Express 3.0 x8 link) bandwidth for all peripheral slots (PXIe-2722G3)
- High clock accuracy and low phase jitter
- Low power ripple-noise
- Specially designed for cost effective PXI/PXIe applications
- 0°C to 55°C extended operating temperature range
- Ideal for OEM vendors

2. Hardware

2.1 Backplane Overview

2.1.1 PXle-2722G3 Backplane Architecture

All of the PXle peripheral slots can support PCIe Gen3 x8 link providing a maximum slot bandwidth of 8 GB/s. The system slot can support PCIe Gen3 x24 link (x8 + x16) and has a maximum system bandwidth of 24 GB/s.

Gen3 backplane configuration diagram




Figure 1 PXle-2722 Gen3 Backplane Architecture

2.1.2 PXle-2722G2 Backplane Architecture

The system slot can support PCIe Gen2 x16 link (x8 + x8), it has a maximum system bandwidth of 8 GB/s. Four of the PXle peripheral slots have a PCIe Gen2 x8 link providing a maximum slot bandwidth of 4 GB/s. The 13 remaining peripheral slots have a PCIe Gen2 x4 link providing a maximum slot bandwidth of 2 GB/s.

Gen2 backplane configuration diagram




Figure 2 PXle-2722 Gen2 Backplane Architecture

Note:

- Slot2, slot6, slot11 and slot15 can support PCIe Gen2 x8, the remaining peripheral slots can support PCIe Gen2 x4.

2.1.3 System Controller Slot

The System Controller slot is a fixed PCIe 2-Link configuration. Link 1 and Link 2 are routed to PCIe switch board, and then downstream to every peripheral slot. The chassis can accommodate a maximum 4-slot width PXIe controller.

2.1.4 Peripheral Slot

PXIe-2722 provides seventeen hybrid peripheral slots. It can accept the following peripheral modules:

- PXI Express Peripheral Module
- CompactPCI Express Type-2 Peripheral Module
- Hybrid slot compatible PXI-1 Peripheral Module
- CompactPCI 32-bit Peripheral Module




Figure 3 PXIe-2722 Peripheral Slot Compatible Modules

Each peripheral slot PCIe link can support Gen3 x8 (PXIe-2722G3) or Gen2 x8 (PXIe-2722G2), providing maximum single-direction bandwidth of 8GB/s or 4GB/s. And each peripheral slot can also support 32bit PCB bus, providing maximum single-direction bandwidth of 132MB/s.

2.1.5 PXI Trigger Bus

Three trigger bus segments on the PXIe-2722 consist of a first segment from 1st to 6th slots, a second from 7th to 12th slots, and a third from 13th to 18th slots, with each trigger bus segment containing 8 trigger lines connecting all slots on the same segment, providing inter-module synchronization.

Trigger bus buffers can connect or disconnect the trigger lines of adjacent segments. As shown in Figure 5, eight combinations of trigger bus segment connections are possible between the three bus segments, with any applicable to each of the eight trigger lines.




Figure 4 PXI Trigger Bus Connectivity Diagram




Figure 5 Trigger Bus Buffer Routing

Note:

- The triangle shown represents the direction of the trigger.
- The trigger bus buffer routing can be configured via the JYDM utility.

2.1.6 PXI Local Bus

The local bus on PXIe-2722 is a daisy-chained bus that connects each peripheral slot with adjacent peripheral slots to the left and right, which by routing PXI Local Bus 6 signal between adjacent peripheral slots.

2.1.7 System Reference Clock and Synchronization Signal

The PXIe-2722 backplane supplies 10MHz reference clock (PXI_CLK10), 100MHz reference clock (PXIe_CLK100) and synchronization signal (PXIe_SYNC100) to each peripheral slot for inter-module synchronization.

The PXI_CLK10 and PXIe_CLK100 clocks are in-phase according to the PXI-5 specification. A phase-lock loop (PLL) circuit on the backplane synchronizes the PXI_CLK10 and PXIe_CLK100 clock.

There are two 10 MHz reference clock source:

- Built-in 10 MHz clock source on backplane.
- External 10 MHz clock through front panel's SMA connector.

The PXIe-2722 automatically selects the 10 MHz reference clock source and its priority as follows.

SMA Connector on Front Panel	10MHz Clock Source of Peripheral Slots
No clock present	Backplane's local oscillator
10MHz clock present	SMA connector

Table 2 Reference Clock Priority

The PXIe-2722 has the default timing relationship of PXI_CLK10, PXIe_CLK100 and PXIe_SYNC100 as show in Figure 4 which comply with PXI-5 specification.




Figure 6 System Reference Clock Default Behavior

2.2 Specifications

2.2.1 Basic

Descriptions	PXIe-2722G3	PXIe-2722G2
PXI Chassis Type	PXIe	PXIe
Slot Count	18	18
Maximum slot bandwidth	8 GB/s (PCIe Gen3 x8)	4 GB/s (PCIe Gen2 x4 or x8)
Maximum system bandwidth	24 GB/s (PCIe Gen3 x24)	8 GB/s (PCIe Gen2 x16)
Chassis Power Supply Type	AC	AC
Slot Cooling Capacity	58 W (0°C ~ 40°C) 38W (0°C ~ 55°C)	58 W (0°C ~ 40°C) 38W (0°C ~ 55°C)
Onboard Clock Type	VCXO	VCXO
External Clocking	Yes	Yes
Number of hybrid slots	17	17
Number of PXIe slots	0	0
Number of PXI slots	0	0
System timing slot	No	No
External Trigger Access	No	No
Redundant HW	No	No

Table 3 Basic Specification

2.2.2 Electrical

AC Input

Total Chassis Power	1436 W
Input voltage range	100 to 264 VAC
Input frequency	47~63 Hz
Input current rating	15-8 A
Efficiency	87%

DC Output

Total Available Power	1250W (0°C ~ 45°C , 220VAC) 1000W (45°C ~ 55°C , 220VAC)
+3.3 V	77 A
+5 V	53 A
+12 V	104 A
-12 V	5 A
5 Vaux	3 A
+3.3V Load Regulation	5%
+5V Load Regulation	5%
+12V Load Regulation	5%
-12V Load Regulation	5%
5Vaux Load Regulation	5%
+3.3V Maximum Ripple and Noise	50 mVpp
+5V Maximum Ripple and Noise	50 mVpp
+12V Maximum Ripple and Noise	120 mVpp
-12V Maximum Ripple and Noise	120 mVpp
5Vaux Maximum Ripple and Noise	50 mVpp

Maximum power dissipation

Descriptions	PXle-2722 G3/G2
System Controller Slot	140W
Hybrid Peripheral Slot	58W

System Controller Slot Current Capacity	
Descriptions	PXle-2722 G3/G2
+3.3 V	15 A
+5 V	15 A
+12 V	30 A
5 Vaux	3 A
Hybrid Peripheral Slot with PXI-5 Peripheral Slot Current Capacity	
Descriptions	PXle-2722 G3/G2
+3.3 V	9 A
+12 V	6 A
5 Vaux	1 A
Hybrid Peripheral Slot with PXI-1 Peripheral Slot Current Capacity	
Descriptions	PXle-2722 G3/G2
+3.3 V	6 A
+5 V	6 A
+12 V	1 A
–12 V	1 A
V (I/O)	11 A

Table 4 Electrical Specification

2.2.3 System Synchronization Clock

➤ PXI_CLK10

Maximum slot-to-slot skew	160 ps
Accuracy	±25 ppm max
Phase-jitter (Typ)	2.3 ps RMS phase-jitter (10 Hz–900 kHz range)
Duty-factor	45%–55%
Unloaded signal swing	3.3 V ±0.3 V

➤ PXle_CLK100

Maximum slot-to-slot skew	125 ps
Accuracy	±25 ppm max
Phase-jitter (Typ)	2.0 ps RMS phase-jitter (10 Hz–10 kHz range) 320 fs RMS phase-jitter (10 kHz–900 kHz range)
Duty-factor	45%–55%
Absolute differential voltage	400–1000 mV

➤ PXle_SYNC100

Maximum slot-to-slot skew	125 ps
Accuracy	±25 ppm max
Phase-jitter (Typ)	2.0 ps RMS phase-jitter (10 Hz–10 kHz range) 580 fs RMS phase-jitter (10 kHz–900 kHz range)
Duty-factor	10%
Absolute differential voltage	400–1000 mV

➤ **External 10 MHz Reference Output (SMA connector)**

Accuracy	±25 ppm max
Phase-jitter (Typ)	2.3 ps RMS phase-jitter (10 Hz–900 kHz range)
Output amplitude	1 VPP ±20% square-wave into 50 Ω 2 VPP unloaded
Output impedance	50 Ω ±5 Ω

➤ **External 10 MHz Reference Input (SMA connector)**

Frequency	10 MHz ±100 PPM
Input amplitude	100 mVPP to 5 VPP square-wave or sine-wave
Input impedance	50 Ω ±5 Ω

Table 5 System Synchronization Clock

2.2.4 Physical and Environment

Operating Environment

Maximum altitude	5000 m
Ambient temperature range	0 to 55 °C
Relative humidity range	10 to 90%, noncondensing

Storage Environment

Ambient temperature range	-40°C to 70°C
Relative humidity range	5% to 95%

Shock and Vibration

Operational shock	30 g peak, half-sine, 11 ms pulse duration
Random Vibration (Operating)	5 to 500 Hz, 0.3 Grms, 3 axes
Random Vibration (Nonoperating)	5 to 500 Hz, 2.46 Grms, 3 axes

Sound Pressure Level

Auto fan (up to ~25 °C ambient)	46 dBA
High fan	64 dBA

Sound Power	
Auto fan (up to ~25 °C ambient)	56 dBA
High fan	76 dBA

Backplane

Size	3U
------	----

Chassis Size and Weight

Width	440.2 mm
Depth	455.2 mm
Height	177.8 mm
Net Weight	12.65 kg
Gross Weight (with package, power cable)	16.55 kg

Table 6 Physical and Environment

2.3 Mechanical Dimensions

All dimensions are shown in mm (millimeters)




Figure 7 Front View




Figure 8 Left Side View




Figure 9 Right Side View




Figure 10 Rear View




Figure 11 Top View




Figure 12 Bottom View

2.4 Front and Rear Panels

2.4.1 Front Panel




Figure 13 Front Panel

Location	Feature
1	Chassis Model Name
2	Removable Feet
3	Backplane Connectors
4	Chassis Status LED
5	Power Switch
6	10MHz REF CLK IN
7	10MHz REF CLK OUT
8	Handle

Table 7 Front Panel

2.4.2 Rear Panel




Figure 14 Rear Panel

Location	Feature
1	Chassis Ground Screw
2	FAN Switch
3	AC Input
4	Rear Output Vents
5	Inhibit Switch
6	Inhibit/Voltage Monitoring DB-9 Connector

Table 8 Rear Panel

2.4.3 Inhibit/Voltage Monitoring DB-9 Connector

The DB-9 connector monitors the four main power rails via digital multimeter. Power rail pin assignments shown in Figure 15. There are 10 k Ω current-limiting resistors on each power rail prevents accidental overload. One Inhibit (active low) pin is provided to power the chassis on/off when the Inhibit Switch is in the MAN (manual) position, such that chassis is powered on when Inhibit pin is logic high or open, and off when Inhibit pin is grounded.




Figure 15 Inhibit/Voltage Monitoring DB-9 Connector

2.4.4 Inhibit Switch

In the **DEF** (default) position, the front panel power button turns the power supply on/off, and in the **MAN** (manual) position, the **Inhibit** pin on the DB-9 connector turns the power supply on/off.




Figure 16 Inhibit Switch

2.4.5 FAN Switch

In the **HIGH** position, fans operate at maximum speed, and in **AUTO**, the fans run based on the monitored chassis temperature.




Figure 17 FAN Switch

2.4.6 Chassis Status LED

Chassis Status LED	Temp LED (Amber)	Fan LED (Green)	Power LED (Blue)
On	Chassis MCU is abnormal	Fan is normal	Power is normal
Off	Temperature is normal	Chassis is powered down	Chassis is powered down
Blinking	Temperature sensors exceeds threshold temperature (default is 70°C)	Fan falls below threshold speed (default is 800RPM)	Power rail exceeds threshold setting (default is ±5%)

Table 9 Chassis Status LED

2.4.7 Fan Mode

PXle-2722 provides the smart fan control mechanism as blow curve. It provides two fan modes.

Fan Mode	Fan's duty cycle	Fan's speed	Note
AUTO	40% ~ 100%	1680 rpm ±10% to 4200 rpm ±10%	Based on temperature sensors.
HIGH	100%	4200 rpm ±10%	

Table 10 Fan Mode

When the **Fan Switch** is set to **AUTO** mode, the fan speed is controlled based on the measured temperature of sensor.

Fans run at 40% duty cycle if the measured temperature less than 25°C, and begin ramping up when any temperature reading exceeds 25°C.

Fans run at 100% duty cycle (full speed) if any temperature reading exceeds 50°C.

When the **Fan Switch** is set to **HIGH** mode, fans run at 100% duty cycle immediately.

The factory default fan control curve shows as following Figure.




Figure 18 Fan Control Curve




Figure 19 Position of temperature sensors

Note:

- For details about chassis temperature monitoring, please see JYDM utility on page 32.

2.5 Chassis Cooling Considerations

2.5.1 PXI/PXIe Modules Cooling

For PXI/PXIe modules cooling, there are three fans on the rear panel draw cool air from the bottom side and front panel to be exhausted to the rear panel.




Figure 20 PXI/PXIe Modules Cooling

2.5.2 Power Supply Cooling

For power supply cooling, power supply's fan draws cool air from the right side, to be exhausted through the left side of the chassis.




Figure 21 Power Supply Cooling

3. Performance

3.1 PCI Bus Throughput

PXIe-2722G3/G2 provides excellent throughput of PCI Bus as shown in below. There are three PCI Bus segments in the backplane. Slot2 to Slot7 is segment 1, and Slot8 to Slot13 is segment 2, and slot14 to slot18 is segment 3.

PCI Bus Segment	Slot	Test Module	Test Result
Segment 1	2	PXI-69846H	109 MB/s
	3	PXI-69846H	109 MB/s
	4	PXI-69846H	109 MB/s
	5	PXI-69846H	109 MB/s
	6	PXI-69846H	109 MB/s
	7	PXI-69846H	109 MB/s
Segment 2	8	PXI-69846H	109 MB/s
	9	PXI-69846H	109 MB/s
	10	PXI-69846H	109 MB/s
	11	PXI-69846H	109 MB/s
	12	PXI-69846H	109 MB/s
	13	PXI-69846H	109 MB/s
Segment 3	14	PXI-69846H	109 MB/s
	15	PXI-69846H	109 MB/s
	16	PXI-69846H	109 MB/s
	17	PXI-69846H	109 MB/s
	18	PXI-69846H	109 MB/s

Table 11 PCI Bus Throughput

Note:

- PCI Bus theoretical maximum bandwidth is 132 MB/s.
- PXI-69846H is 4-ch 40 MS/s 16-bit digitizer, its bandwidth is 320 MB/s.

```
C:\Users\PXIe-3985\Desktop\P98x6 Throughput Test\P98x6 Throughput Test.exe

-----
PCI/PXI-98x6 Series Bus Throughput Test

This program acquire 4194304 samples for each channels at its maximum
sampling rate, which results in total 32MB data. A single 32MB
buffer is prepared to receive all data from 98x6 onboard memory.
User can execute this program to test the bus throughput.

Rev. 1.10, 2012/12/18
-----

Select the device you want to test:
<0> PXI-9820
<1> PXI-9816D <2> PXI-9826D <3> PXI-9846D
<4> PXI-9816H <5> PXI-9826H <6> PXI-9846H
<7> PXI-9816U <8> PXI-9826U <9> PXI-9846U
<10> PXI-9846UID <11> PCI-9816D <12> PCI-9826D
<13> PCI-9846D <14> PCI-9816H <15> PCI-9826H
<16> PCI-9846H <17> PCI-9816U <18> PCI-9826U
<19> PCI-9846U <20> PCIe-9816D <21> PCIe-9826D
<22> PCIe-9846D <23> PCIe-9816H <24> PCIe-9826H
<25> PCIe-9846H <26> PCIe-9816U <27> PCIe-9826U
<28> PCIe-9846U <29> PCIe-9842 <30> PXIe-9848
<31> PCIe-9852 <32> PXIe-9852

Please select a card type: 6
Please input a card number: 0
Please enter test cycles: [1~1000] 10
Data transfer begins. Total 32MB data for each cycle.
-----

[0] : 109.224 MB/s, ( 293.0ms)
[1] : 109.215 MB/s, ( 293.0ms)
[2] : 109.220 MB/s, ( 293.0ms)
[3] : 109.253 MB/s, ( 292.9ms)
[4] : 109.224 MB/s, ( 293.0ms)
[5] : 109.252 MB/s, ( 292.9ms)
[6] : 109.265 MB/s, ( 292.9ms)
[7] : 109.243 MB/s, ( 292.9ms)
[8] : 109.250 MB/s, ( 292.9ms)
[9] : 109.260 MB/s, ( 292.9ms)
-----98x6 Bus Throughput Result -----
Total test cycles : 10
Average throughput : 109.241 MB/s

Press ENTER to exit the program.
```

Figure 22 PCI Bus Throughput for segment 1

```
C:\Users\PXIe-3985\Desktop\P98x6 Throughput Test\P98x6 Throughput Test.exe

-----
PCI/PXI-98x6 Series Bus Throughput Test

This program acquire 4194304 samples for each channels at its maximum
sampling rate, which results in total 32MB data. A single 32MB
buffer is prepared to receive all data from 98x6 onboard memory.
User can execute this program to test the bus throughput.

Rev. 1.10, 2012/12/18
-----

Select the device you want to test:
<0> PXI-9820
<1> PXI-9816D <2> PXI-9826D <3> PXI-9846D
<4> PXI-9816H <5> PXI-9826H <6> PXI-9846H
<7> PXI-9816U <8> PXI-9826U <9> PXI-9846U
<10> PXI-9846UID <11> PCI-9816D <12> PCI-9826D
<13> PCI-9846D <14> PCI-9816H <15> PCI-9826H
<16> PCI-9846H <17> PCI-9816U <18> PCI-9826U
<19> PCI-9846U <20> PCIe-9816D <21> PCIe-9826D
<22> PCIe-9846D <23> PCIe-9816H <24> PCIe-9826H
<25> PCIe-9846H <26> PCIe-9816U <27> PCIe-9826U
<28> PCIe-9846U <29> PCIe-9842 <30> PXIe-9848
<31> PCIe-9852 <32> PXIe-9852

Please select a card type: 6
Please input a card number: 0
Please enter test cycles: [1~1000] 10
Data transfer begins. Total 32MB data for each cycle.
-----

[0] : 109.262 MB/s, < 292.9ms>
[1] : 109.204 MB/s, < 293.0ms>
[2] : 109.163 MB/s, < 293.1ms>
[3] : 109.256 MB/s, < 292.9ms>
[4] : 109.243 MB/s, < 292.9ms>
[5] : 109.270 MB/s, < 292.9ms>
[6] : 109.212 MB/s, < 293.0ms>
[7] : 109.259 MB/s, < 292.9ms>
[8] : 109.242 MB/s, < 292.9ms>
[9] : 109.243 MB/s, < 292.9ms>
-----98x6 Bus Throughput Result -----
Total test cycles : 10
Average throughput : 109.235 MB/s

Press ENTER to exit the program.
```

Figure 23 PCI Bus Throughput for segment 2

```
C:\Users\PXIe-3985\Desktop\P98x6 Throughput Test\P98x6 Throughput Test.exe

PCI/PXI-98x6 Series Bus Throughput Test

This program acquire 4194304 samples for each channels at its maximum
sampling rate, which results in total 32MB data. A single 32MB
buffer is prepared to receive all data from 98x6 onboard memory.
User can execute this program to test the bus throughput.

Rev. 1.10. 2012/12/18

Select the device you want to test:
<0> PXI-9820
<1> PXI-9816D <2> PXI-9826D <3> PXI-9846D
<4> PXI-9816H <5> PXI-9826H <6> PXI-9846H
<7> PXI-9816U <8> PXI-9826U <9> PXI-9846U
<10> PXI-9846UID <11> PCI-9816D <12> PCI-9826D
<13> PCI-9846D <14> PCI-9816H <15> PCI-9826H
<16> PCI-9846H <17> PCI-9816U <18> PCI-9826U
<19> PCI-9846U <20> PCIe-9816D <21> PCIe-9826D
<22> PCIe-9846D <23> PCIe-9816H <24> PCIe-9826H
<25> PCIe-9846H <26> PCIe-9816U <27> PCIe-9826U
<28> PCIe-9846U <29> PCIe-9842 <30> PXIe-9848
<31> PCIe-9852 <32> PXIe-9852

Please select a card type: 6
Please input a card number: 0
Please enter test cycles: [1~1000] 10
Data transfer begins. Total 32MB data for each cycle.

[0] : 109.212 MB/s, < 293.0ms>
[1] : 109.056 MB/s, < 293.4ms>
[2] : 109.181 MB/s, < 293.1ms>
[3] : 109.234 MB/s, < 292.9ms>
[4] : 109.229 MB/s, < 293.0ms>
[5] : 109.233 MB/s, < 293.0ms>
[6] : 109.182 MB/s, < 293.1ms>
[7] : 109.246 MB/s, < 292.9ms>
[8] : 109.174 MB/s, < 293.1ms>
[9] : 109.240 MB/s, < 292.9ms>
---98x6 Bus Throughput Result ---
Total test cycles : 10
Average throughput : 109.199 MB/s

Press ENTER to exit the program.
```

Figure 24 PCI Bus Throughput for segment 3

3.2 PCIe Bus Throughput

3.2.1 PXle-2722G3 PCIe Bus Throughput

Slot	Fixture	Test Result
1	PXle-63987 + PXle RAID Card*2 + Samsung 970 EVO Plus SSD 500MB *4	Upstream: 10.7GB/s Downstream: 11.5GB/s
2	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 500MB *2	Upstream: 6.7GB/s Downstream: 6.5GB/s
3	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 500MB *2	Upstream: 6.8GB/s Downstream: 6.5GB/s
4	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 500MB *2	Upstream: 6.6GB/s Downstream: 6.5GB/s
5	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 500MB *2	Upstream: 6.7GB/s Downstream: 6.5GB/s
6	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 500MB *2	Upstream: 6.4GB/s Downstream: 6.5GB/s
7	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 500MB *2	Upstream: 6.9GB/s Downstream: 6.5GB/s
8	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 500MB *2	Upstream: 7.2GB/s Downstream: 6.5GB/s
9	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 500MB *2	Upstream: 6.5GB/s Downstream: 6.5GB/s
10	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 500MB *2	Upstream: 6.5GB/s Downstream: 6.5GB/s
11	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 500MB *2	Upstream: 6.6GB/s Downstream: 6.5GB/s
12	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 500MB *2	Upstream: 6.6GB/s Downstream: 6.5GB/s
13	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 500MB *2	Upstream: 6.8GB/s Downstream: 6.5GB/s
14	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 500MB *2	Upstream: 6.5GB/s Downstream: 6.5GB/s
15	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 500MB *2	Upstream: 6.5GB/s Downstream: 6.5GB/s
16	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 500MB *2	Upstream: 6.9GB/s Downstream: 6.5GB/s
17	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 500MB *2	Upstream: 6.7GB/s Downstream: 6.5GB/s
18	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 500MB *2	Upstream: 6.5GB/s Downstream: 6.5GB/s

Table 12 PXle-2722G3 PCIe Bus Throughput

Slot1:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
檔案(F)	設定(S)	設定檔(P)	佈景主題(T) 說明(H) 語言(Language)
All	5	1GiB	D: 0% (0/1863GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	10.735	SEQ1M Q8T1	11.567
SEQ1M Q1T1	7.876	SEQ1M Q1T1	7.996
RND4K Q32T16	1.627	RND4K Q32T16	1.932
RND4K Q1T1	0.055	RND4K Q1T1	0.150

Slot2:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
檔案(F)	設定(S)	設定檔(P)	佈景主題(T) 說明(H) 語言(Language)
All	5	1GiB	D: 0% (0/931GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	6.706	SEQ1M Q8T1	6.573
SEQ1M Q1T1	5.017	SEQ1M Q1T1	5.279
RND4K Q32T16	1.244	RND4K Q32T16	1.913
RND4K Q1T1	0.050	RND4K Q1T1	0.150

Slot3:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
檔案(F)	設定(S)	設定檔(P)	佈景主題(T) 說明(H) 語言(Language)
All	5	1GiB	F: 0% (0/931GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	6.826	SEQ1M Q8T1	6.569
SEQ1M Q1T1	5.024	SEQ1M Q1T1	5.285
RND4K Q32T16	1.258	RND4K Q32T16	2.039
RND4K Q1T1	0.050	RND4K Q1T1	0.154

Slot4:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
檔案(F)	設定(S)	設定檔(P)	佈景主題(T) 說明(H) 語言(Language)
All	5	1GiB	D: 0% (0/931GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	6.667	SEQ1M Q8T1	6.506
SEQ1M Q1T1	5.042	SEQ1M Q1T1	5.282
RND4K Q32T16	1.257	RND4K Q32T16	1.844
RND4K Q1T1	0.050	RND4K Q1T1	0.151

Slot5:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
檔案(F)	設定(S)	設定檔(P)	佈景主題(T) 說明(H) 語言(Language)
All	5	1GiB	E: 0% (0/931GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	6.730	SEQ1M Q8T1	6.524
SEQ1M Q1T1	5.010	SEQ1M Q1T1	5.279
RND4K Q32T16	1.256	RND4K Q32T16	1.845
RND4K Q1T1	0.051	RND4K Q1T1	0.151

Slot6:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
檔案(F)	設定(S)	設定檔(P)	佈景主題(T) 說明(H) 語言(Language)
All	5	1GiB	D: 0% (0/931GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	6.490	SEQ1M Q8T1	6.552
SEQ1M Q1T1	5.011	SEQ1M Q1T1	5.181
RND4K Q32T16	1.268	RND4K Q32T16	1.877
RND4K Q1T1	0.050	RND4K Q1T1	0.147

Slot7:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
檔案(F)	設定(S)	設定檔(P)	佈景主題(T) 說明(H) 語言(Language)
All	5	1GiB	D: 0% (0/931GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	6.992	SEQ1M Q8T1	6.537
SEQ1M Q1T1	5.065	SEQ1M Q1T1	5.297
RND4K Q32T16	1.298	RND4K Q32T16	1.891
RND4K Q1T1	0.052	RND4K Q1T1	0.154

Slot8:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
檔案(F)	設定(S)	設定檔(P)	佈景主題(T) 說明(H) 語言(Language)
All	5	1GiB	E: 0% (0/931GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	7.241	SEQ1M Q8T1	6.565
SEQ1M Q1T1	5.020	SEQ1M Q1T1	5.299
RND4K Q32T16	1.248	RND4K Q32T16	1.889
RND4K Q1T1	0.050	RND4K Q1T1	0.152

Slot9:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
檔案(F)	設定(S)	設定檔(P)	佈景主題(T) 說明(H) 語言(Language)
All	5	1GiB	D: 0% (0/931GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	6.524	SEQ1M Q8T1	6.564
SEQ1M Q1T1	5.030	SEQ1M Q1T1	5.301
RND4K Q32T16	1.285	RND4K Q32T16	1.891
RND4K Q1T1	0.051	RND4K Q1T1	0.153

Slot10:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
檔案(F)	設定(S)	設定檔(P)	佈景主題(T) 說明(H) 語言(Language)
All	5	1GiB	F: 0% (0/931GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	6.535	SEQ1M Q8T1	6.566
SEQ1M Q1T1	5.017	SEQ1M Q1T1	5.286
RND4K Q32T16	1.265	RND4K Q32T16	1.892
RND4K Q1T1	0.051	RND4K Q1T1	0.152

Slot11:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	E: 0% (0/931GiB)
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	6.605	6.568	
SEQ1M Q1T1	5.003	5.194	
RND4K Q32T16	1.277	1.849	
RND4K Q1T1	0.051	0.147	

Slot12:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/931GiB)
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	6.617	6.556	
SEQ1M Q1T1	5.029	5.186	
RND4K Q32T16	1.256	1.872	
RND4K Q1T1	0.050	0.147	

Slot13:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	E: 0% (0/931GiB)
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	6.877	6.574	
SEQ1M Q1T1	5.013	5.184	
RND4K Q32T16	1.241	1.850	
RND4K Q1T1	0.050	0.147	

Slot14:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
檔案(F) 設定(S) 設定檔(P) 佈景主題(T) 說明(H) 語言(Language)			
All	5	1GiB	D: 0% (0/931GiB)
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	6.551	6.566	
SEQ1M Q1T1	5.015	5.163	
RND4K Q32T16	1.264	1.871	
RND4K Q1T1	0.050	0.146	

Slot15:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/931GiB)
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	6.522	6.565	
SEQ1M Q1T1	5.029	5.175	
RND4K Q32T16	1.285	1.880	
RND4K Q1T1	0.051	0.148	

Slot16:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	E: 0% (0/931GiB)
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	6.927	6.565	
SEQ1M Q1T1	5.000	5.165	
RND4K Q32T16	1.267	1.879	
RND4K Q1T1	0.051	0.148	

Slot17:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	E: 0% (0/931GiB)
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	6.711	6.567	
SEQ1M Q1T1	5.040	5.195	
RND4K Q32T16	1.257	1.861	
RND4K Q1T1	0.050	0.150	

Slot18:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
檔案(F) 設定(S) 設定檔(P) 佈景主題(T) 說明(H) 語言(Language)			
All	5	1GiB	F: 0% (0/931GiB)
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	6.543	6.568	
SEQ1M Q1T1	4.979	5.180	
RND4K Q32T16	1.253	1.889	
RND4K Q1T1	0.050	0.145	

Note:

- PXIe-63987 has only 16GB/s theoretical maximum bandwidth.
- Slot 1 is the system bandwidth test; its theoretical maximum bandwidth is 24 GB/s (PCIe Gen3 x24).
- Slot 2 to 18 are the slot bandwidth test; its theoretical maximum bandwidth is 8 GB/s (PCIe Gen3 x8).

3.2.2 PXle-2722G2 PCIe Bus Throughput

Slot	Fixture	Test Result
1	PXle-63987 + PXle RAID Card*2 + Samsung 970 EVO Plus SSD 1TB *4	Upstream: 7.3GB/s Downstream: 7.1GB/s
2	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 1TB *2	Upstream: 3.6GB/s Downstream: 3.5GB/s
3	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 1TB *2	Upstream: 1.8GB/s Downstream: 1.7GB/s
4	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 1TB *2	Upstream: 1.8GB/s Downstream: 1.7GB/s
5	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 1TB *2	Upstream: 1.8GB/s Downstream: 1.7GB/s
6	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 1TB *2	Upstream: 3.6GB/s Downstream: 3.5GB/s
7	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 1TB *2	Upstream: 1.8GB/s Downstream: 1.7GB/s
8	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 1TB *2	Upstream: 1.8GB/s Downstream: 1.7GB/s
9	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 1TB *2	Upstream: 1.8GB/s Downstream: 1.7GB/s
10	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 1TB *2	Upstream: 1.8GB/s Downstream: 1.7GB/s
11	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 1TB *2	Upstream: 3.6GB/s Downstream: 3.5GB/s
12	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 1TB *2	Upstream: 1.8GB/s Downstream: 1.7GB/s
13	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 1TB *2	Upstream: 1.8GB/s Downstream: 1.7GB/s
14	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 1TB *2	Upstream: 1.8GB/s Downstream: 1.7GB/s
15	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 1TB *2	Upstream: 3.6GB/s Downstream: 3.5GB/s
16	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 1TB *2	Upstream: 1.8GB/s Downstream: 1.7GB/s
17	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 1TB *2	Upstream: 1.8GB/s Downstream: 1.7GB/s
18	PXle-63987 + PXle RAID Card*1 + Samsung 970 EVO Plus SSD 1TB *2	Upstream: 1.8GB/s Downstream: 1.7GB/s

Table 13 PXle-2722G2 PCIe Bus Throughput

Slot1:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/3726GiB)
		Read [GB/s]	Write [GB/s]
SEQ1M Q8T1		7.346	7.177
SEQ1M Q1T1		5.360	5.236
RND4K Q32T16		1.590	1.873
RND4K Q1T1		0.051	0.144

Slot2:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/1863GiB)
		Read [GB/s]	Write [GB/s]
SEQ1M Q8T1		3.676	3.597
SEQ1M Q1T1		3.145	3.096
RND4K Q32T16		1.101	1.880
RND4K Q1T1		0.047	0.146

Slot3:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/1863GiB)
		Read [GB/s]	Write [GB/s]
SEQ1M Q8T1		1.839	1.783
SEQ1M Q1T1		1.700	1.651
RND4K Q32T16		1.384	1.742
RND4K Q1T1		0.050	0.140

Slot4:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/1863GiB)
		Read [GB/s]	Write [GB/s]
SEQ1M Q8T1		1.839	1.783
SEQ1M Q1T1		1.699	1.652
RND4K Q32T16		1.373	1.742
RND4K Q1T1		0.049	0.140

Slot5:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/1863GiB)
		Read [GB/s]	Write [GB/s]
SEQ1M Q8T1		1.839	1.783
SEQ1M Q1T1		1.700	1.651
RND4K Q32T16		1.370	1.742
RND4K Q1T1		0.049	0.140

Slot6:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/1863GiB)
		Read [GB/s]	Write [GB/s]
SEQ1M Q8T1		3.677	3.598
SEQ1M Q1T1		3.134	3.068
RND4K Q32T16		1.440	1.873
RND4K Q1T1		0.049	0.144

Slot7:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/1863GiB)
		Read [GB/s]	Write [GB/s]
SEQ1M Q8T1		1.839	1.783
SEQ1M Q1T1		1.700	1.652
RND4K Q32T16		1.301	1.742
RND4K Q1T1		0.046	0.140

Slot8:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/1863GiB)
		Read [GB/s]	Write [GB/s]
SEQ1M Q8T1		1.839	1.783
SEQ1M Q1T1		1.687	1.652
RND4K Q32T16		1.375	1.742
RND4K Q1T1		0.049	0.140

Slot9:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/1863GiB)
		Read [GB/s]	Write [GB/s]
SEQ1M Q8T1		1.839	1.783
SEQ1M Q1T1		1.698	1.651
RND4K Q32T16		1.406	1.742
RND4K Q1T1		0.050	0.138

Slot10:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/1863GiB)
		Read [GB/s]	Write [GB/s]
SEQ1M Q8T1		1.839	1.783
SEQ1M Q1T1		1.700	1.651
RND4K Q32T16		1.355	1.742
RND4K Q1T1		0.048	0.140

Slot11:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/1863GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	3.677	3.598	
SEQ1M Q1T1	3.137	3.065	
RND4K Q32T16	1.431	1.895	
RND4K Q1T1	0.049	0.146	

Slot12:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/1863GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	1.839	1.783	
SEQ1M Q1T1	1.698	1.652	
RND4K Q32T16	1.332	1.742	
RND4K Q1T1	0.047	0.139	

Slot13:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/1863GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	1.839	1.783	
SEQ1M Q1T1	1.699	1.652	
RND4K Q32T16	1.378	1.741	
RND4K Q1T1	0.049	0.140	

Slot14:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/1863GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	1.839	1.783	
SEQ1M Q1T1	1.699	1.651	
RND4K Q32T16	1.366	1.740	
RND4K Q1T1	0.049	0.139	

Slot15:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/1863GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	3.676	3.597	
SEQ1M Q1T1	3.135	3.065	
RND4K Q32T16	1.414	1.890	
RND4K Q1T1	0.048	0.146	

Slot16:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/1863GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	1.839	1.783	
SEQ1M Q1T1	1.697	1.650	
RND4K Q32T16	1.365	1.742	
RND4K Q1T1	0.048	0.138	

Slot17:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/1863GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	1.839	1.783	
SEQ1M Q1T1	1.700	1.651	
RND4K Q32T16	1.406	1.742	
RND4K Q1T1	0.051	0.139	

Slot18:

CrystalDiskMark 7.0.0 x64 [ADMIN]			
File Settings Profile Theme Help Language			
All	5	1GiB	D: 0% (0/1863GiB) GB/s
Read [GB/s]		Write [GB/s]	
SEQ1M Q8T1	1.839	1.784	
SEQ1M Q1T1	1.700	1.651	
RND4K Q32T16	1.383	1.742	
RND4K Q1T1	0.049	0.139	

Note:

- Slot 1 theoretical maximum bandwidth is 8 GB/s (PCIe Gen2 x16).
- Slot2, slot6, slot11 and slot15 can support PCIe Gen2x8, its theoretical maximum bandwidth is 4 GB/s.
- Other peripheral slots can support PCIe Gen2x4, its theoretical maximum bandwidth is 2 GB/s.

3.3 Compatibility test

Chassis	Controller	Operating System	Moudle	Software	Driver	AI	DIO	CIO	Switch	Test result
PXIe2722	PXIe3985	Win7	Chroma PXI-52405	SFP52405 1.0.7.0	Version 1.9.3.8					Pass
PXIe2722	PXIe3985	Win7	Keysight DMM-9182A	Keysight M918x SFP(x64)	M918X_Setup-1.5.229.2					Pass
PXIe2722	PXIe3985	Win7	NI PXIe-5105	InstrumentStudio 2018	NI Scope18.10	Pass				Pass
PXIe2722	PXIe3985	Win7	NI PXIe-6124	NI MAX 19.0.0f1	DAQmx19.5	Pass				Pass
PXIe2722	PXIe3985	Win7	NI PXI-2503	NI MAX 19.0.0f1	DAQmx19.5				Pass	Pass
PXIe2722	PXIe3985	Win7	NI PXI-6509	NI MAX 19.0.0f1	DAQmx19.5		Pass			Pass
PXIe2722	PXIe3985	Win7	NI PXIe-4303	NI MAX 19.0.0f1	DAQmx19.5	Pass				Pass
PXIe2722	PXIe3985	Win7	NI PXIe-6363	NI MAX 19.0.0f1	DAQmx19.5	Pass				Pass
PXIe2722	PXIe3985	Win7	ADLINK PXIe-9529	JYPXIe69529 Example	V1.7.0	Pass				Pass
PXIe2722	PXIe3985	Win7	ADLINK PXIe-9848H	JYPXIe69848H Example	V1.5.0	Pass				Pass
PXIe2722	PXIe3985	Win7	ADLINK PXI-2206	JYPXI62206 Example	V1.5.0	Pass				Pass
PXIe2722	PXIe3985	Win7	ADLINK PXI-7921	JYPXI67921 .Example	V1.4.0				Pass	Pass
PXIe2722	PXIe3985	Win7	ADLINK PXIe-9834	JYPXI69834 .Example	V2.2.0	Pass				Pass
PXIe2722	PXIe3985	Win7	JYTEK PXIe-6301	JY6301.Example	V1.4.1	Pass				Pass
PXIe2722	PXIe3985	Win7	JYTEK PXIe-6302	JY6302.Example	V1.0.7	Pass				Pass
PXIe2722	PXIe3985	Win7	JYTEK PXIe-5516	JY5500.Example	V1.4.0	Pass				Pass
PXIe2722	PXIe3985	Win7	JYTEK PXIe-5211	JY5211.Example	V1.2.2			Pass		Pass
PXIe2722	PXIe3977	Win10	ADLINK PXIe-9529	JYPXIe69529 Example	V1.7.0	Pass				Pass
PXIe2722	PXIe3977	Win10	ADLINK PXIe-9848H	JYPXIe69848H Example	V1.5.0	Pass				Pass
PXIe2722	PXIe3977	Win10	ADLINK PXIe-9834	JYPXI69834 .Example	V2.2.0	Pass				Pass
PXIe2722	PXIe3977	Win10	JYTEK PXIe-6302	JY6302.Example	V1.0.7	Pass				Pass
PXIe2722	PXIe3977	Win10	JYTEK PXIe-6301	JY6301.Example	V1.4.1	Pass				Pass
PXIe2722	PXIe3977	Win10	JYTEK PXIe-5516	JY5500.Example	V1.4.0	Pass				Pass
PXIe2722	PXIe3977	Win10	JYTEK PXIe-5211	JY5211.Example	V1.2.2			Pass		Pass
PXIe2722	PXIe3977	Win10	Chroma PXI-52405	SFP52405 1.0.7.0	Version 1.9.3.8					Pass
PXIe2722	PXIe3977	Win10	Keysight DMM-9182A	Keysight M918x SFP(x64)	M918X_Setup-1.5.229.2					Pass
PXIe2722	PXIe3977	Win10	NI PXIe-5105	InstrumentStudio 2018	NI Scope18.10	Pass				Pass
PXIe2722	PXIe3977	Win10	NI PXIe-6124	NI MAX 19.0.0f1	DAQmx19.5	Pass				Pass
PXIe2722	PXIe3977	Win10	NI PXI-2503	NI MAX 19.0.0f1	DAQmx19.5				Pass	Pass
PXIe2722	PXIe3977	Win10	NI PXI-6509	NI MAX 19.0.0f1	DAQmx19.5		Pass			Pass
PXIe2722	PXIe3977	Win10	NI PXIe-4303	NI MAX 19.0.0f1	DAQmx19.5	Pass				Pass
PXIe2722	PXIe3977	Win10	NI PXIe-6363	NI MAX 19.0.0f1	DAQmx19.5	Pass				Pass
PXIe2722	PXIe3977	Win10	ADLINK PXI-2206	JYPXI62206 Example	V1.5.0	Pass				Pass
PXIe2722	PXIe3977	Win10	ADLINK PXI-7921	JYPXI67921 .Example	V1.4.0				Pass	Pass

PXIe2722	PXIe3987	Win7	JYTEK PXIe-5211	JY5211.Example	V1.2.2			Pass		Pass
PXIe2722	PXIe3987	Win7	JYTEK PXIe-5516	JY5500.Example	V1.4.0	Pass				Pass
PXIe2722	PXIe3987	Win7	JYTEK PXIe-6301	JY6301.Example	V1.4.1	Pass				Pass
PXIe2722	PXIe3987	Win7	JYTEK PXIe-6302	JY6302.Example	V1.0.7	Pass				Pass
PXIe2722	PXIe3987	Win7	ADLINK PXIe-9529	JYPXIe69529 Example	V1.7.0	Pass				Pass
PXIe2722	PXIe3987	Win7	ADLINK PXIe-9834	JYPXI69834 .Example	V2.2.0	Pass				Pass
PXIe2722	PXIe3987	Win7	ADLINK PXI-7921	JYPXI67921 .Example	V1.4.0				Pass	Pass
PXIe2722	PXIe3987	Win7	ADLINK PXIe-9848H	JYPXIe69848H Example	V1.5.0	Pass				Pass
PXIe2722	PXIe3987	Win7	ADLINK PXI-2206	JYPXI62206 Example	V1.5.0	Pass				Pass
PXIe2722	PXIe3987	Win7	NI PXIe-5105	InstrumentStudio 2018	NI Scope18.10	Pass				Pass
PXIe2722	PXIe3987	Win7	NI PXI-2503	NI MAX 19.0.0f1	DAQmx19.5				Pass	Pass
PXIe2722	PXIe3987	Win7	NI PXIe-4303	NI MAX 19.0.0f1	DAQmx19.5	Pass				Pass
PXIe2722	PXIe3987	Win7	NI PXI-6509	NI MAX 19.0.0f1	DAQmx19.5		Pass			Pass
PXIe2722	PXIe3987	Win7	NI PXIe-6363	NI MAX 19.0.0f1	DAQmx19.5	Pass				Pass
PXIe2722	PXIe3987	Win7	NI PXIe-6124	NI MAX 19.0.0f1	DAQmx19.5	Pass				Pass
PXIe2722	PXIe3987	Win7	Chroma PXI-52405	SFP52405 1.0.7.0	Version 1.9.3.8					Pass
PXIe2722	PXIe3987	Win7	Keysight DMM-9182A	Keysight M918x SFP(x64)	M918X_Setup- 1.5.229.2					Pass

Table 14 Compatibility test

4. Software

4.1 Introduction to JYDM

JYDM (JYTEK Device Management) is the latest equipment management software of JYTEK. Its main functions are as follows:

- Support GUI information display and management of PXI-2/6 standard equipment.
- Support trigger configuration of PXI-9 standard chassis.
- JYTEK self-developed chassis information management.
- JYTEK self-developed card: alias management, driver and firmware online upgrade, online driver version management, board test panel.
- JYTEK SeeSharp card: driver information view, test panel.

4.2 Installation and use of JYDM

JYDM support operating system: Windows 7 32/64 bit, Windows 10 32/64 bit.

1. Install **.Net framework** (version 4.0 or above).
2. Download and install **FirmDrive** (version 1.3.3 or above) from the official website of JYTEK.
3. Download and Install the JYTEK **peripheral module driver** from the official website of JYTEK.
4. Download and install the **JYDM** installation package from the official website of JYTEK.



Figure 25 Install the JYDM

After the software installation complete, open JYDM and you will see the chassis, controller and peripheral module in the overall system as shown in the figure below.

Note:

- JYDM usually requires a few seconds to scan device.

The left side of the JYDM interface is the hardware device column, and the right side is the device details column. You can view and configure the current device information, and upgrade the driver and firmware.




Figure 26 JYDM GUI application program

Note:

- JYTEK peripheral module driver has two parts: the shared common driver kernel software (FirmDrive) and the specific peripheral module driver.
- After firmware update of peripheral module, you need to **cold restart** your device.
- After driver update of peripheral module, you need to **warm restart** your device.

4.3 Chassis environment monitoring in JYDM

The JYDM provides the following chassis environment monitoring capabilities:

- Monitoring the chassis power rails: 5Vsb (standby power), 3.3V, 5V, 12V and -12V DC power.

Voltage Sensor(V)					
Name	Volt1	Volt2	Volt3	Volt4	Volt5
Values	5.084	3.28	5.073	12.044	-11.964

Figure 27 Monitoring the Chassis Power Rails

- Monitoring the chassis temperature sensors.

(T1 sensor is located on the top side of backplane, close to slot1.)

Temperature Sensor(°C)								
Name	T1	T2	T3	T4	T5	T6	T7	T8
Values	28.9	34.7	32.9	34.5	35.5	35.9	38.6	36.8

Figure 28 Monitoring the Chassis Temperature Sensors

- Monitoring the chassis fan speed.

(Fan1 module is located on the rear side of chassis, close to slot1.)

Fan Speed(RPM)			
Name	Fan1	Fan2	Fan3
Values	2922	2867	2984

Figure 29 Monitoring the Chassis Fan Speed

4.4 Chassis cooling control in JYDM

PXIe-2722 chassis allow user to control the cooling capability via JYDM.




Figure 30 Chassis Cooling Control in JYDM

Target Temperature specifies the chassis temperature at which the maximum fan speed (100% duty cycle) is achieved as shown in below figure.




Figure 31 Factory default Target Temperature setting

The factory default target temperature setting is 50°C. User can change target temperature to lower value (ex. 40°C), it will increase fan speed if the factory default setting could not fulfill the peripheral modules cooling requirement.




Figure 32 Change Target Temperature to 40°C

4.5 Reference Clock Status Display in JYDM

JYDM can display the 10MHz reference clock(PXI_CLK10) source which come from onboard (backplane's local oscillator) or external (front panel's SMA connector). The default clock source is **On Board** as shown in figure 33.



Figure 33 Reference Clock Status Display for default setting

If the external 10MHz clock input the chassis via SMA connector, it will override the onboard 10MHz clock. A phase-lock loop (PLL) circuit on the backplane synchronizes the PXIe_CLK100 and external 10MHz clock, and then JYDM will display **Synchronized** and green indicator as shown in figure 34.



Figure 34 Reference Clock Status Display for external clock source

4.6 Trigger Bus Routing Control in JYDM

PXIe-2722 provides an interface to route PXI trigger bus. User can complete the following steps to route these trigger lines in JYDM.

1. Clicking on **My System** item, set **Default PXI Trigger Manger** to **JYTEK**, and then click **Save** to save the settings.
2. Clicking on the PXI chassis branch, and then click on the **Triggers** tab.
3. Select which trigger lines you would like to change routing.
4. Clicking on **Save** button.




Figure 35 Change PXI Trigger Manager Setting To JYTEK




Figure 36 Trigger Bus Routing Control

4.7 Chassis identification in NI MAX

Download and install NI PXI platform services 20.0 or higher from NI website:



Figure 37 Install NI MAX

Open JYDM, set **Valid PXI Resource Manager** and **Default PXI Trigger Manager** to National Instruments, and then click **Save** to save the settings.




Figure 38 Change PXI Trigger Manager Setting

Open NI MAX after software installation and the devices can be identified:




Figure 39 NI MAX GUI display JYTEK chassis and modules

5. Using PXIe-2722 Chassis

This chapter provides the operation guides for PXIe-2722.

5.1 Using PXIe-2722 with JYTEK PXI/PXIe Peripheral Modules

Using PXIe-2722 with JYTEK PXI/PXIe peripheral modules is straightforward. JYTEK also provide a device management software to view the modules in the chassis. For more information, please visit our web www.jytek.com to download.

5.2 Using PXIe-2722 with National Instruments PXI/PXIe Peripheral Modules

5.2.1 Use National Instruments PXI/PXIe Peripheral Modules without synchronization:

You can use the modules as usual without any additional setting. Chassis may not display correctly in NI MAX, but this will affect nothing with module functions.

5.2.2 Use National Instruments PXI/PXIe Peripheral Modules with synchronization:

A few vi like "Get Full Terminal Name.vi" cannot use on the third party chassis:





Figure 40 Trigger Routing

But you can use “DAQmx Export Signal” to set appointed clock/trigger routing:

DAQmx Export Signal (Most Signals).VI



Routes a control signal to the terminal you specify. The output terminal can reside on the device that generates the control signal or on a different device. You can use this VI to share clocks and triggers among multiple tasks and devices. The routes this VI creates are task-based routes.

Figure 41 DAQmx Export Signal

DAQ synchronization reference code:




Figure 42 DAQ Synchronization Reference Code

6. Optional Equipment

6.1 Rack Mount Kits

JYTEK provides optional hardware for installation of PXle-2722 chassis into a server or rack. The rack mounting kits dimension as following figure. All dimensions are shown in mm (millimeters).




Figure 43 PXle-2722 rack mount kits dimension

7. About JYTEK

7.1 JYTEK China

Founded in June, 2016, JYTEK China is a leading Chinese test & measurement company, providing complete software and hardware products for the test and measurement industry. The company is a joint venture between Adlink Technologies and a group of experienced professionals from the industry. JYTEK independently develop the software and hardware products and is entirely focused on the Chinese market. Our Shanghai headquarters and production service center have regular stocks to ensure timely supply; we have R&D centers in Xi'an and Chongqing to develop new products; we also have highly trained direct technical sales representatives in Shanghai, Beijing, Tianjin, Xi'an, Chengdu, Nanjing, Wuhan, Haerbin, and Changchun. We also have many partners who provide system level support in various cities.

7.2 JYTEK Korea and JYTEK In Other Countries

JYTEK Korea was the first JYTEK enterprise outside China to promote JYTEK products. Together with Adlink Technologies and JYTEK China, JYTEK is expanding to more countries. Each JYTEK location is an independently owned and operated franchise. It shares JYTEK's philosophy and business approach. Together JYTEK entities promote the JYTEK brand, technology, and products.

7.3 JYTEK Hardware Products

According to JYTEK's agreement with our equity partner Adlink Technologies, JYTEK's hardware is manufactured by the state-of-art manufacturing facility located in Shanghai Zhangjiang Hi-Tech Park. Adlink has over 20 years of the world-class low-volume and high-mix manufacturing expertise with ISO9001-2008, China 3C, UL, ROHS, TL9000, ISO-14001, ISO-13485 certifications. Its 30,000 square meters facilities and three high-speed Panasonic SMT production lines can produce 60,000 pieces boards/month; it also has full supply chain management - planning, sweeping, purchasing, warehousing and distribution. Adlink's manufacturing excellence ensures JYTEK's hardware has word-class manufacturing quality.

One core technical advantage is JYTEK's pursue for the basic and fundamental technology excellence. JYTEK China has developed a unique PCIe, PXIe, USB hardware driver architecture, FirmDrive, upon which many our future hardware will be based.

In addition to our own developed hardware, JYTEK also rebrands Adlink's PXI product lines. In addition, JYTEK has other rebranding agreements to increase our hardware coverage. It is our goal to provide the complete product coverage in PXI and PCI modular instrumentation and data acquisition.

7.4 JYTEK Software Platform

JYTEK has developed a complete software platform, SeeSharp Platform, for the test and measurement applications. We leverage the open sources communities to provide the software tools. Our platform software is also open sourced and is free, thus lowering the cost of tests for our customers. We are the only domestic vendor to offer complete commercial software and hardware tools.

7.5 JYTEK Warranty and Support Services

With our complete software and hardware products, JYTEK is able to provide technical and sales services to wide range of applications and customers. In most cases, our products are backed by a 2-year warranty. For technical consultation, pre-sale and after-sales support, please contact JYTEK of your country.

8. Statement

The hardware and software products described in this manual are provided by JYTEK China, or JYTEK in short.

This manual provides the product review, quick start, some explanation for JYTEK PXIe-2722 chassis. The manual is copyrighted by JYTEK.

No warranty is given as to any implied warranties, express or implied, including any purpose or non-infringement of intellectual property rights, unless such disclaimer is legally invalid. JYTEK is not responsible for any incidental or consequential damages related to performance or use of this manual. The information contained in this manual is subject to change without notice.

While we try to keep this manual up to date, there are factors beyond our control that may affect the accuracy of the manual. Please check the latest manual and product information from our website.

Shanghai JYTEK Co., Ltd.

Address: Building 3, No. 300 Fangchun Road, Pudong New District, Shanghai.

Post Code: 201203

Tel: 021-5047 5899

Website: www.jytek.com